Silicon photonics has become a promising technology for fabrication of compact, highly integrated systems. When dealing with phase sensitive silicon photonic components, however, temperature control and in particular, reduction of temperature gradients across phase sensitive components becomes crucial. Solid-state optical beam steering using optical phased arrays (OPAs), is an exemplary system, which could be miniaturized by using silicon photonics and where temperature control is of utmost importance. In order to reduce the system cost and size as well as to increase the steering velocity, it is desired to replace mechanical beam steering systems by solid-state steering systems. Due to their compatibility with CMOS fabrication processes, silicon photonics based OPAs are promising candidates to become the next generation beam steering solution. However, due to the large thermo-optic coefficient of silicon, these phased arrays are extremely sensitive to temperature. Thermal management of silicon-photonic based OPAs requires not only heat dissipation of integrated active components, but also reduction of temperature gradients across the phased array. Here a novel concept for thermal management of silicon photonic OPAs is proposed and analyzed using finite-element simulations. The proposed concepts show a formidable efficiency in improving the heat dissipation as well as in reducing temperature gradients across the array.
Introduction
Optical beam steering is required for applications in the fields of optical communications, sensing, and imaging. Current beam steering systems are realized using mechanical systems such as MEMS 1 driven micro-mirrors and micro-lenses [1] - [4] . Besides being slow and bulky, movable parts of mechanical beam steering systems represent a weak point from a mechanical stability point of view [5] . In consumer and/or automotive applications, where shock and vibration resistance must be guaranteed, mechanical beam steering systems can exhibit reliability issues. In such applications, solid-state beam steering solutions are desired. In addition to presenting higher mechanical stability, being smaller and lighter, solid-state systems can reach steering velocities, which could not be reached by mechanical steering systems [6] . So-far different solid-state beam steering systems, from polarization gratings [5] to optical phased arrays [7] - [9] have been proposed and demonstrated in laboratory scale. Due to their potentially low fabrication costs, silicon photonic optical phased arrays (OPAs) are promising candidates to become the next marketable solid-state beam steering solution. Using silicon photonics allows to use well established CMOS 2 processes to fabricate large numbers of compact devices at extremely low costs.
An optical phased array is an array of coherent optical emitters, whose relative phase is modified in such a way that the signals emitted by the antennas interfere constructively creating a far-field radiation pattern, in which the angular position of the main lobe can be selected by setting the correct phases in the individual antenna elements [6] . Optical modulators are used as phase shifters to change the phase of light in the antenna elements.
In Fig. 1 a schematic representation of an optical phased array consisting of an array of optical modulators to modify the phase of light and an array of optical antennas for light emission is presented.
The optical modulators in front of the antennas change the refractive index of the medium, changing hence the relative phase between the individual antennas. Changing the phase between the antenna elements enables steering along the angle θ (Fig. 1 B) . Furthermore, due to the wavelength dependence of the emission angle of grating structures, using gratings as optical antennas enables two dimensional beam steering. While beam steering in the direction perpendicular to the array (θ) is achieved by modifying the phase of the antenna elements, the direction parallel to the array (φ) is achieved by tuning the emission wavelength of the laser source ( Fig. 1 C) .
The most common types of optical modulators used in OPAs are electro-optical modulators [10] and thermo-optical modulators [8] , [9] , [11] . Regardless of the type of modulator used, changing the phase of the individual channels requires driver electronics circuits to control the individual modulators. With increasing number of channels in optical phased arrays, large numbers of electrical connections between the driver electronics and the OPA chips will be required. Therefore, in order to facilitate the electrical interconnection, in the future it might be desired to integrate the driving electronic components directly on top of the optical phased array. Active electronic components dissipate considerable amounts of heat, which flows through the photonic IC before being dissipated at the heat sink of the system. Due to the low thermal conductivity of the silicon dioxide layers used as cladding layers in silicon photonic integrated circuits, the system presents a large thermal resistance, leading to poor heat dissipation and, increasing risk of thermal hot-spots. Furthermore, since the heat flows through the photonic IC, it generates large temperature gradients across the photonic chip.
Due to the large thermo-optic coefficient of silicon (∂n/∂T Si = 1.8 × 10 −4 1/K [12] ), siliconphotonics based optical phased arrays are extremely sensitive to temperature. Not only temperature fluctuations influence the functionality of OPAs, but also temperature gradients across the photonic chips can lead to undesired changes in the functionality of the system. Therefore, even small thermal disturbances in the system would lead to undesired and unpredictable changes in the operation of the OPA.
In order to allow integration of heat generating active components, such as driving electronics circuits or laser sources on top of a photonic IC, thermal management solutions, enabling efficient heat dissipation as well as reduction of on chip temperature gradients must be found. Furthermore, in order to allow for large-scale fabrication, these solutions must be compatible with conventional CMOS processes, so that they can be implemented on series production.
In this publication, a novel concept for thermal management of heat sources integrated on top of silicon photonic ICs is introduced and analyzed using finite element simulations. The concept proposes the use of through oxide thermal vias to improve the heat dissipation and the use of heat shields to reduce the temperature gradients. To the best of our knowledge, none of these thermal management measures have been previously employed in silicon photonic ICs. In section 2 a brief analysis of the thermal resistance of photonic integrated circuits is presented. The simulations procedure as well as the simplifying assumptions taken for the simulations are presented in section 3. In section 4 different implementations of the proposed concept are analyzed, and the results of the thermal simulations are compared to the analytical estimations. Finally, in section 5 the conclusions of the analysis are stated.
Thermal Resistance Analysis
Thermal management of photonic systems must fulfill two main requirements. First, efficient heat dissipation from the integrated active devices must be guaranteed. Second, temperature gradients across the photonic IC must be minimized. Since active components integrated on top of the photonic ICs are the major heat sources of the system, reducing the thermal resistance between them and the heat sink of the system is the first step towards efficient thermal management. Improving the heat dissipation not only reduces the operation temperature of the active components, but also reduces the efforts required for reduction of temperature gradients.
Due to the low thermal conductivity of the SiO 2 cladding layers, these layers represent a major barrier for heat dissipation. While from a thermal point of view, it would be desired to remove these layers, this is not possible as they serve important optical and electrical functions: They are used to achieve high refractive index contrast between core and cladding of the photonic devices. In addition, they are required as electrical insulation between the active components. Therefore, improving the heat dissipation requires methods to thermally bypass these layers. Thus, heat bridges created by locally replacing the silicon dioxide by highly conductive materials are proposed. These bridges create a high thermal conductivity path through the cladding layers, allowing to shunt out these low thermally conducting oxide layers.
As shown in Fig. 2 , in its most simple implementation, these bridges can be simple vertical connections between the heat source and the underlying layers. Due to the higher thermal conductivity of these bridges as compared to the thermal conductivity of the surrounding oxide, they become the preferred path for heat flow through the cladding. Due to the similitude of these vertical thermal bridges with the through oxide vias (TOV) used for chip-level electrical interconnection, they can be called through oxide thermal vias (TOTV).
In the following, the thermal resistance of silicon photonic integrated circuits with and without thermal vias is analytically estimated. These estimations will be compared with the results from the thermal simulations. 
Thermal Resistance: Theoretical Background
A portion of the electrical power injected into active electronic components is dissipated during operation in the form of heat. The amount of dissipated power P dis depends on the efficiency of the electronic components. In order to improve the heat dissipation from the active components, the thermal resistance of the system must be reduced. Reducing the thermal resistance R th , not only reduces the temperature rise T max = R th · P dis of the active components, but also reduces the time required by the system to achieve thermal equilibrium.
In order to obtain the thermal resistance R th of a multi-layer system an analogy between the thermal and the electrical resistance is used. Using this analogy, the heat flux would correspond to the electrical current and the temperature to the electric potential. Therefore, in cases where heat crosses one layer at the time (series connection of system layers), the effective thermal resistance R th is obtained by adding the thermal resistance of the individual layers i making up the system [13] :
where k i stands for the thermal conductivity of layer i , t i for the thickness and A i for the area through which the heat is dissipated. In cases where heat crosses several layers at the time (parallel connection of system layers), the effective thermal resistance of the system is the reciprocal of the sum of reciprocal thermal resistances of the individual layers i [13] :
Since these analytical representations of the thermal resistance are derived from the Fourier law for heat conduction, they do not take into account for other methods of heat transfer (e.g. heat convection or heat radiation) [14] . Furthermore, such representations assume one dimensional heat conduction, ignoring the effect of heat spreading underneath the heat source. Therefore, in this case, the area A i of the system represents the area covered by the heat source only.
Due to these reasons it is important to remark, that analytical representations of the thermal resistance have a limited validity range and provide an estimation only of the efficiency with which heat is conducted from the heat source to the heat sink [14] . Despite its limitations, such analytical representation is very useful as it allows a fast estimation of the improvement in heat dissipation due to modifications of the system configuration. Therefore, in the following section the reduction in the thermal resistance of a silicon photonic IC due to inclusion of thermal vias is estimated. Comparison of the contribution of the silicon substrate and the SiO 2 cladding layers to the total thermal resistance of a silicon-on-insulator system depending on the thickness of the SiO 2 over-cladding (Clad.). The total thermal resistance of the system is calculated according to equation (1), by adding the thermal resistances of the individual layers making up the system. It can be seen, that for over-cladding thicknesses t clad larger than 5 μm, the thermal resistance of the SOI system is dominated by that of the oxide cladding layers.
Thermal Resistance of Silicon Photonic Integrated Circuits
Silicon photonic components are fabricated by patterning the silicon-device layer of silicon-oninsulator (SOI) wafers. After patterning, the photonic components are covered with a silicon-dioxide over-cladding layer. The left side of Fig. 3 shows a schematic representation of a photonic IC consisting of a 725 μm silicon handle layer, a 2 μm buried oxide layer, a 0.22 μm silicon device layer and a SiO 2 over-cladding layer. While the thicknesses of the layers of the SOI wafers are fixed, the thickness of the over-cladding layer and with it the contribution of this layer to the thermal resistance of the system, changes depending on the application. In the right side of Fig. 3 a comparison of the contribution of the silicon substrate and the contribution of the oxide layers to the thermal resistance of the system, depending on the thickness of the over-cladding is presented. While for small over-cladding thicknesses, the contribution of the silicon substrate to the thermal resistance is larger, with increasing over-cladding thickness, the contribution of the oxide claddings becomes dominating. For over-cladding thicknesses, such as those used for integration of electrical active components, the oxide claddings dominate the thermal resistance of the system.
Including thermal vias through the cladding layers, reduces their effective thermal resistance from R clad to R clad . Since heat flows through the cladding layer and through the thermal vias simultaneously, the effective thermal resistance of the cladding layers with thermal vias is obtained using equation (2):
The reduced thermal resistance of the cladding layer R clad is found using equation (3) and depends on the thermal resistance of the included thermal vias R vias , which depends itself on the geometry and material of the vias, as well as on the amount of included thermal vias. Assuming thermal vias going through the complete cladding layer (t vias = t clad ) and made out of a material with thermal conductivity k vias , the effective thermal resistance of the layer is estimated to be:
where R clad stands for the thermal resistance of the unmodified cladding layer, A clad and k clad for the area and the thermal conductivity of the cladding layers, A vias for the area taken by the thermal vias and k vias for the thermal conductivity of the via material.
From equation (4) it is possible to observe, that the thermal resistance is reduced by a factor depending on the ratio of the area taken by the thermal vias to the area of the heat source (the total area of the layer) as well as on the difference between the thermal conductivities of the vias and cladding layer material. In equation (4), A vias stands for the total area taken by the thermal vias, i.e. if several thermal vias are included through the cladding layers, A vias is given as the sum of the area of all these vias A vias = i A via,i .
In order to accurately determine the improvement in the heat dissipation efficiency due to inclusion of thermal vias, an optical phased array fabricated on a silicon-on-insulator wafer is simulated. In the following section, the simulation procedure as well as the simplifying assumptions used for the simulations are presented.
Thermal Simulations
The thermal simulations shown in this contribution were performed using COMSOL Multiphysics, 3 which is a commercially available finite-element simulation software. In order to determine the temperature at every point of the system, and hence determine the change in heat dissipation efficiency due to inclusion of thermal vias, the so-called heat transfer equation is solved [15] :
where r stands for the position vector in Cartesian coordinates, k, C p , and ρ for the thermal conductivity, the heat capacity at constant pressure and the density of the material respectively, and Q for the power density, which is defined as the heating power per unit volume and is given in units of W/m 3 . The first two terms in equation (5) describe the heat transfer within a solid body. In order to describe the combination of heat transfer in solids as well as in fluids (so-called conjugate heat transfer), the third term is included into the equation to account for the energy transport by the fluid.
Simplifying Assumptions
In order to simplify the simulation model, the following assumptions were made: r The system is assumed to be invariant along the z-direction → Simulation model is simplified to a two dimensional model. r Steady-state scenario is assumed, as this represents the worst case scenario in which the heat has spread across the complete system. → Time dependences vanish: ∂T/∂t = 0 → the equation solved by the FEM solver is simplified to:
r Since radiative heat transfer becomes significant at temperatures much higher than those reached in our system [16] , [17] , heat transfer by radiation is neglected and only conductive and convective heat transfer is simulated.
r Heat sources (active components) are simulated as single sources, generating heat uniformly in their whole volume. → I.e. substructure of active components is ignored.
r Perfect thermal contact between the different layers is assumed.
→ I.e. contact resistance between individual layers is neglected.
r Over-cladding is assumed to be made out of SiO 2 only. r The thermal conductivity of the simulated modulators is assumed to be the same as that of the silicon handle layer. → I.e. possible changes in the thermal conductivity due to doping are neglected. While with these assumptions the simulated system represents a simplified model of the real system, it is assumed that both systems have an equivalent thermal behavior.
Boundary Conditions
The following assumptions were used as boundary conditions for the thermal simulations:
r Boundaries at constant temperature T = T 0 (Dirichlet boundary conditions): The heat sink of the systems is assumed to be at the bottom surface of the silicon substrate layer. The heat sink was assumed to be at room temperature T 0 = 25
• C r Heat flux perpendicular to boundaries −k · ∂T ∂x x=x 0 = h · (T amb − T (x 0 )) (Neumann boundary conditions): All surfaces of the system allow for convective heat transfer. The ambient temperature was assumed to be T amb = 25
• C and the convection coefficient to be h = 10
, which is a good assumption for natural heat convection [13] .
r Heat generation conditions: Heat is generated by active components only. I.e. Q = 0 in the active components, in all other simulation domains Q = 0.
Materials
In Table 1 the material parameters required to solve equation (6) are listed.
Description and Analysis of Proposed Measures
In this section two different implementations of the proposed concept are discussed and the results of the FEM simulations are presented. First, the already proposed implementation is discussed, in which vertical regions of the cladding layer are replaced to create thermal vias. Then, an additional concept is introduced, in which in addition to including thermal vias, heat spreaders are also included to create horizontal paths of high thermal conductivity. The combination of thermal vias (vertical heat dissipation paths) and heat spreaders (horizontal heat dissipation paths) allows to guide the heat flow in an arbitrary way through the cladding layers. This allows to engineer the heat flow to avoid flowing close to temperature sensitive components of the optical phased array, protecting them from the heat dissipated by the active components. Since the combination of thermal vias with heat spreaders can shield the temperature sensitive components from the heat lost by the electronic components, it is referred to this combination as heat shields. Therefore, in addition to improving the heat dissipation, heat shields also allow to guide the heat flow through the oxide layers, allowing to avoid temperature sensitive regions and hence reducing temperature gradients.
In Fig. 4 both implementations are presented. The left side of the figure shows the concept of through oxide thermal vias, whose main purpose is to improve the heat dissipation of heat generating components integrated on top of the photonic circuit. In the right side of the figure, the concept of heat shields is presented. In this case, in addition to including thermal vias, heat spreaders are also included to facilitate the heat flow in the lateral direction. 
Through Oxide Thermal Vias for Heat Dissipation
As mentioned above, the most simple implementation of the proposed concept is to create a vertical connection between the active components and the underlying layer of the SOI wafer. This can be done by locally removing the SiO 2 from the cladding layers and replacing it by another material with higher thermal conductivity. As shown in Fig. 2 , there are two possible configurations for these thermal contacts: cladding vias, which cross the over-cladding only and deep vias, which cross both cladding layers (the over-cladding and the buried oxide). In order to determine the improvement in heat dissipation due to inclusion of thermal vias, a system consisting of a 1500 μm wide heat source, dissipating P dis = 3 W of heat was simulated. The thermal vias are assumed to be 80 μm wide, which is a common width for through oxide electrical vias. Different amount of vias, covering different percentage of the heat source area are simulated. In the simulations presented here, the thickness of the over-cladding is assumed to be 6 μm, which is a reasonable assumption considering the wide range of over-cladding thickness used in the different applications. Table 2 shows the temperature rise T of the active component for both types of thermal vias (cladding and deep vias) as well as for a different amount of included thermal vias. The influence of the area taken by the thermal vias on the reduction of the temperature rise can be clearly observed. While for the same amount of thermal vias, cladding vias reduce the temperature rise T by about 25% (from T max = 57.24 K to T = 42.81 K), deep thermal vias achieve a reduction of about 50% of the temperature rise (from T max = 57.24 K to T = 29.05 K). This is a clear proof of the superiority of deep thermal vias over cladding vias.
The improvement in the heat dissipation efficiency originates from the reduced thermal resistance of the included thermal vias. Due to the high thermal conductivity of the via material, as compared to the silicon dioxide, when thermal vias are included, heat flows predominantly through the thermal vias. On the left side of Fig. 5 a schematic comparison of the heat flow in the simulated system with and without thermal vias is presented. While without any vias, the magnitude of the heat flow is the same in all directions, when thermal vias are included the majority of the heat flows through the vias region (larger red arrows).
In order to determine the maximum reduction of the temperature rise, which can be achieved by including thermal vias, a system with one single thermal via is simulated and the width of the via is increased stepwise from 5% to 100% of the width of the heat source. The results from these simulations are shown in the right side of Fig. 5 .
Using equation (4), the maximum reduction of the thermal resistance R th of a system with cladding thermal vias is estimated to be 40.2%, and the maximum reduction of R th for a system with deep vias is estimated to be 53.7%. The simulations found the maximum reduction of the thermal resistance due to implementation of cladding thermal vias to be 44.7% and the maximum reduction of the thermal resistance due to implementation of deep thermal vias to be 59.8%. The results from the simulations coincide reasonably well with the values estimated with equation (4) . The slight deviation between estimated and simulated values is explained by the fact, that the estimation does not take into account heat spreading within the cladding layers nor heat transfer by convection.
In the following, the combination of thermal vias with heat spreader is analyzed, and the efficiency of heat shields in reducing the temperature rise of the heat source is determined. Furthermore, the efficiency of heat shields in reducing temperature gradients across an optical phased array is also determined.
Heat Shields for Reduction of Temperature Gradients
Including thermal vias creates vertical thermal connections between the heat source and the underlying layers, improving the heat dissipation and hence reducing the temperature rise of active components. However, if active components are integrated close to the temperature sensitive components of the optical phased array, the heat generated by the active components would flow through the temperature sensitive components, leading to undesired disturbances of the system. In order to overcome this problem, the combination of thermal vias with heat spreaders is also proposed and analyzed. While through oxide vias serve mainly to improve the heat dissipation, the combination of thermal vias with heat spreaders can also reduce temperature gradients across the photonic components of the optical phased array.
Differing from thermal vias, which require etching and filling of the cladding layers, lateral heat spreaders can be realized using the same metallic layers, which are used for fabrication of electrical contact pads or those used for the fabrication of integrated heaters during CMOS fabrication.
Due to the higher thermal conductivity of the thermal vias and the heat spreaders, compared to the cladding layers, both thermal vias and heat spreaders become the preferred paths for heat dissipation. Therefore, using this combination, heat can be guided in vertical as well as in horizontal direction, allowing to reduce the heat flow close to temperature sensitive regions of the optical phased array and hence shielding these regions from the heat lost by active components. For this reason, the combination of thermal vias with heat spreaders is referred to as heat shields.
In addition to improving the heat dissipation, heat shields reduce thermal gradients across temperature sensitive regions of the photonic IC. To determine the effect of implementing heat shields on the thermal behavior of the system, two cases leading to temperature gradients are analyzed independently. In both cases a system consisting of a heat source on top of a 6 μm thick silicon dioxide over-cladding is simulated. The power dissipated by the heat source is assumed to be the same as in the previous section, so that the temperature rise T of the heat source is close to 60 K. Differing from the simulations of the thermal vias, in this case an array consisting of 8 channels was also simulated. The modulators are simulated as rib waveguides with a slab width of 450 nm, a slab height of 220 nm and a 150 nm partial SOI etch. The total width of the optical modulators was chosen to be 3 μm and the distance between neighboring modulators was assumed to be 2 μm.
The thickness of the lateral heat spreader in the heat shield is assumed to be 400 nm, the distance between the heat spreader and the modulators to be 3 μm, and the distance between the thermal vias and the outer most modulators to be ≥1 μm, to avoid that the thermal vias increase the optical losses of the modulator waveguide. Due to the proximity of the thermal vias to the photonic components, the thickness of the vias was changed. In this case, the width of the thermal vias was chosen to be 300 nm, which is a commonly used width for the electrical connections used to contact active photonic components. Furthermore, as shown in the left of figures 6 and 7, instead of going through the whole cladding layer, the thermal vias are assumed to start at the heat spreader.
Symmetric Heating
The first case giving rise to thermal gradients, is that in which small heat sources are integrated on top of the central elements of the phased array. As shown in the left side of Fig. 6 for these simulations the width of the heat source is chosen to cover half of the phase array.
Without heat shields, the heat generated by the active component spreads evenly through the cladding layer creating a temperature gradient between the central and the external elements of the array. The right side of Fig. 6 shows the temperature rise across the modulators of the optical phased array (temperature rise across the dashed line in the left figure) . The gray rectangles in the background of the right figure represent the positions where the optical modulators are found. The continuous black line in the right side of Fig. 6 shows the temperature rise across the array of optical modulators for the case without heat shields (i.e. without thermal vias and without heat spreaders). In this case, temperature gradients of ∇T ≈12 K arise between the central and the outer most modulators arise. Using heat shields the temperature gradients ∇T across the modulator array can be reduced to values below 1 K (see dashed blue and dot-dashed red lines).
As mentioned above, due to the large thermo-optic coefficient of silicon ( ∂n ∂T = 1.8 × 10 −4 1/K), the refractive index n of the photonic components changes with temperature. Therefore a temperature change T with respect to the reference temperature T 0 would lead to a refractive index change n = ∂n ∂T · T and with it to a phase error ϕ = 2π λ · L · n, with respect to the desired phase at the reference temperature T 0 . For instance, assuming L = 500 μm long modulators, the temperature difference T ≈12 K between the central and the outer most modulators would lead to a phase error of ϕ = 1.39 π between both modulators. It was shown, that using heat shields, the temperature difference between the modulators can be reduced to T ≈1 K, which reduces the phase error between both modulators to ϕ = 0.12 π. It is important to note, that the sensitivity of the modulators with respect to temperature changes, increase with increasing modulator length.
The thermal vias used in the heat shields can stop either at the buried oxide layer (cladding vias) or go through this layer and stop at the silicon substrate (deep vias). While heat shields with deep thermal vias lead to stronger reduction of the temperature rise of the system, heat shields with cladding thermal vias are more efficient in reducing temperature gradients. For instance, in this particular example, the implementation of heat shields with cladding thermal vias increases slightly the temperature of the modulators, however it reduces the temperature difference (the temperature gradients) across the array.
In Table 3 , a comparison of the improvement in heat dissipation (reduction of temperature rise T ) as well as in reduction of temperature gradients ∇T for heat shields with cladding as well as for heat shields with deep vias is presented. Additionally, the influence of the distance between the thermal vias and the outer most modulators of the array is presented. From the results presented in Table 3 it is possible to conclude, that regardless of the configuration, heat shields are very efficient not only in improving the heat dissipation, but also in reducing temperature gradients. Additionally, different distances between the thermal vias and the outermost modulators of the array are simulated, and a trade-off between the improvement in heat dissipation and the reduction of temperature gradients is found. Note that the via-to-modulator distance is always chosen larger than 1 μm to avoid introducing additional losses to the optical modulators. For the case of heat shields with cladding thermal vias, it appears that the distance between thermal vias and modulators influences both, the efficiency with which temperature gradients are reduced as well as the improvement in heat dissipation. Furthermore, the via-to-modulator distance appears to have an opposite behavior in the heat dissipation for the case of heat shields with cladding thermal vias as compared to the case of heat shields with deep thermal vias. While for heat shields with cladding vias, the temperature rise decreases with increasing via-to-modulator distance, for heat shields with deep thermal vias the temperature rise increases with increasing distance between vias and modulators. The second scenario giving rise to temperature gradients is that in which the heat generating components are placed on the side of the optical phased array. In this case the modulator closer to the heat source will be heated more than that on the opposite site of the array, resulting in a temperature gradient between the outer most modulators.
Asymmetric Heating
In this case, the same simulation parameters as those used in the case presented above, were used. The only difference is that the heat source instead of being integrated on top of the central elements of the array, is integrated in such a way that its right edge coincides with the edge of the left most modulator of the array (shown in the left side of Fig. 7) .
The resulting temperature gradients across the modulator array (across the dashed line in the left image of Fig. 7) are shown in the right side of Fig. 7 . The gray rectangles in the background of Fig. 7 right, represent the positions where the optical modulators are found. Without heat shields (no vias) a temperature gradient of about 10 K is created across the array. From the red dash-dotted line as well as from the blue dotted line in Fig. 7 right, it is possible to observe that including heat shields reduces the temperature difference across the array.
The influence of the via-to-modulator distance on the thermal behavior of the system was also investigated. In Table 4 a comparison of the temperature rise as well as the resulting temperature gradients for heat shields with cladding as well as with deep thermal vias at different distances from the modulator array is presented. From the results presented in Table 4 it can be concluded, that heat shields show an outstanding efficiency in reducing the operation temperature of the active components as well as in reducing temperature gradients across the optical phased array. The heat shields with deep thermal vias, could not only reduce the temperature gradients from ∇T max = 10.44 K to a minimum of ∇T min = 2.36 K but also reduced the temperature rise of the electrical active components from T min = 60.7 K to a minimum of T min = 39.0 K. The trade-off between the efficiency of a heat shield in improving the heat dissipation and its efficiency in reducing temperature gradient was also found here.
Finding the ideal heat shield configuration depends on the thermal requirements of the individual applications. Therefore, while here some conclusions regarding the heat shield configuration leading to the best compromise between heat dissipation and reduction of temperature gradients could be drawn, extensive investigation on several heat shield parameters must be done. Not only the distance between the thermal vias and the modulators can be changed, but the distance between the heat spreader and the modulators as well as the width of the thermal vias and the thickness of the heat spreading layers could also be changed. Additionally, in cases of asymmetric heating, asymmetric heat shields with different via width as well as different distance between left and right vias from the optical modulators is also imaginable, and would further reduce the temperature gradients Finally, heat shields with several heat spreader planes as well as with thermal vias going all the way up to the active components are also conceivable. While fabrication of such heat shields would become more challenging, in applications which are extremely temperature sensitive, these kind of heat shields would further enhance the heat dissipation efficiency and would minimize the temperature gradients across the phased array. Such investigation is out of the scope of this paper and therefore will not be presented here.
Conclusion
In this contribution a novel concept for thermal management of silicon photonic based optical phased arrays has been proposed. This concept consists on locally replacing the low thermally conductive silicon dioxide from the cladding layers by materials with higher thermal conductivity, creating preferred paths for heat flow within the cladding layers.
The most simple implementation of this concept removes the oxide from the cladding layer and fills the removed region creating a vertical highly conductive path through the cladding. This path acts as a thermal bridge between the integrated components and the heat sink. Due to the similitude between these bridges and the well-known vias used for through chip, electrical interconnection, these bridges are called through oxide thermal vias. Heat dissipated by integrated components, such as driver electronic circuits or laser sources flows preferably through these thermal vias, allowing to bypass the thermal barriers imposed by the SiO 2 cladding layers, and reducing hence the temperature rise of the integrated components. Two different implementations of the concept are conceivable, depending whether the thermal vias cross both oxide layers, namely the over-cladding as well as the buried oxide layer, or they cross the over-cladding only. To distinguish between both cases, the first case is called deep vias and the second case cladding vias. It was shown that when thermal vias cover 100% of the heat source area, cladding thermal vias can reduce the temperature rise of the heat source by up-to 44.7% and deep thermal vias can reduce the temperature rise by up-to 59.8%. These results are in concordance with the analytical estimations.
A further implementation of the proposed concept combines the through oxide vias with a lateral heat spreader. In this case, when the high thermal conductivity paths are in both, vertical and horizontal direction, the heat flow can be arbitrarily guided through the cladding layers. For instance, heat spreaders and thermal vias can be implemented in such a way that the heat flows away from temperature sensitive components, shielding them from the heat dissipated by the active components. It was shown that using these heat shields, not only improves the heat dissipation efficiency, but also reduces thermal gradients across the optical phased array. For the implementation of heat shields, two different examples were analyzed. In the first example the heat source was placed in the center of the optical phased array giving rise to a symmetrical temperature gradient across the array. In the second example the heat source was placed sidewards of the array giving rise to an asymmetric temperature gradient. Including heat shields, the resulting temperature gradients across the array of waveguides, were reduced from approx. 12 K to about 1 K reducing the phase error along 500 μm long modulators from 1.39 π to 0.12 π. The temperature rise of the active components was also reduced from 60 K to about 40 K, corresponding to an 33% improvement of the heat dissipation efficiency. Heat shields with different distances d Via−Modulator between the thermal vias and the optical modulators were simulated and a trade-off between the improvement of heat dissipation efficiency and the efficiency of reducing temperature gradients was found. While smaller distances d Via−Modulator resulted in a smaller improvement in the heat dissipation efficiency, they also lead to the smallest temperature gradients across the array of optical modulators. We believe this is the first time that any of these two concepts are proposed for thermal management of silicon photonic ICs.
Finally a brief overview of further possibilities for the implementation of the proposed concepts was provided. In addition to the symmetric heat shields proposed here, asymmetric heat shields as well as more complex heat shield configurations consisting of several heat spreading planes were also proposed. While through oxide thermal vias and heat shields improve the thermal behavior of the photonic system, determining the precise configuration to be implemented requires additional investigations.
While the analysis presented here is performed for the specific case of optical phased arrays, the proposed methods could be used in a wide range of applications. Depending on the application employing the methods proposed here might be beneficial or detrimental. While the use of TOTV close to thermo-optic modulators would reduce the modulator efficiency by the same factor as the heat dissipation is improved (i.e. using the thermal vias similar those in section 4.1 the modulation efficiency would be reduced by up-to 44.7% for cladding thermal vias and by up-to 59.8% for deep thermal vias), placing heat shields like structures around thermo-optic modulators would improve the heat confinement, reducing the thermal cross-talk between modulators and hence allowing to reduce the modulator-to-modulator distance.
It has been found that using heat shield like structures, typical modulator-to-modulator distances of around 20 μm can be reduced to 3 μm while maintaining small temperature gradients across the modulator array and without increasing the thermal cross talk between nearby modulators. While conventionally the thermal cross-talk is reduced by increasing the modulator-to-modulator distance, reducing this distance without increasing the thermal cross-talk allows to increase the integration density of the system. In a following contribution the implementation of these heat shields like structures around individual modulator-heater pairs will be demonstrated.
